In 
INTRODUCTION
Comparator is basically one of the basic and useful arithmetic components of digital systems and there are various approaches for designing CMOS comparators with different noise margin, operating speed, power consumption, and its complexity. In this paper Comparator design implementation is done by Full Adder which is one of the basic building blocks of many of the digital VLSI circuits. Several refinements approaches [1] , [2] have been made regarding its structure since its invention even one can implement the comparator by flattening the logic function directly too. The main aim of those refinements is to reduce the transistors numbers which in term reduce the power consumption and increase the speed of operation [3] . One of the basic major advantages in reducing the number of transistors is to put more devices on a single chip there by reducing the total area.
In this paper, design techniques are implemented using Microwind Software which helps in drawing the layout of the CMOS circuit. And in digital system arithmetic, Magnitude comparator is used for comparison.
Magnitude comparator is such combinational circuit which compares two numbers say A and B, and then their relative magnitude is determined and outcome specified by three states which indicate whether A>B, A=B and A<B shown in figure 1.
Fig-1: Block Diagram of n-Bit Magnitude Comparator
As said here we design comparator using Full Adder so here we design it as of 2-Bit so that analysis can be done. So FA based comparator (as said of 2-bit comparator) consist of full adders, inverters at one of the input and AND gate at the output side with two output shown in figure 2 and its truth table is shown in Table 1 below 
DESIGN IMPLEMENTATION
Firstly a brief discussion is done about basic Full adder [4] , [5] which consist of three inputs and two outputs as sum and carry. The logic circuit diagram of this full adder can be implemented with the help of various gates as XOR, AND and OR gates. Here the logic for sum requires XOR gate while the logic for carry requires AND, OR gates. The basic diagram for full adder using its Boolean equations with basic gates can be represented shown diagrammatically in figure 3 .
Fig -3: Basic Full Adder Logic
In designing of Full adder XOR gate plays an important role as using it performance of the full adder can be improved.
Fig -4: Basic Full Adder Based Comparator
The layout design of the basic full adder based comparator is shown in figure 5 (a) and its analog simulation in figure  5 (b).
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Fig -5(a-b): (a) Layout Diagram (b) Analog Simulation of Basic Full Adder Based Comparator
Then another design of comparator using hybrid full adder is shown in figure 7 using figure 6.
Fig -6: Basic Hybrid Full Adder
This comparator consists of XOR gate, MUX, NOT and AND gate with four input (A1, A0, B1, B0) and two output (A=B, B>A) as shown below.
Fig -7: Hybrid Full Adder Based Comparator
The layout design of hybrid full adder based Comparator is shown in figure 8 (a) and its analog simulation in 8(b). As said earlier one can implement the comparator by flattening the logic function directly which is shown in figure 9 .
Fig -9: Direct Logic Based Full Adder
So another design of comparator can be in such way shown in figure 10 which is based on direct logic with four input (A1, B1, A0, B0) and two output (A=B, B>A).
Fig -10: Direct Logic Based Adder Based Comparator
The layout design of comparator using direct logic of full adder is shown in fig.11 (a) and is analog simulation in fig.  11 (b). 
RESULT ANALYSIS
Here analysis and comparison of different logic styles of comparator using various logic styles of full adder is shown in 
CONCLUSIONS
This paper describes various logic styles of full adder for designing a comparator and found that each has its own advantage and its specification as one has less power consumption or less area or routing wires numbers than other as shown in Table 2 . So it depends on the designer and its requirement which logic style is to be used and can be helpful in implementation of higher design of comparator and performance. 
